FPGA in hardware description language based digital clock alarm system with 24-hr format

• Published in: International Journal of Reconfigurable and Embedded Systems
• Main Author: Sayudzi M.F.I.M.; Hamzah I.H.; Malik A.A.; Idris M.; Soh Z.H.C.; Rahim A.F.A.; Hadis N.S.M.
• Format: Article
• Language: English
• Published: Institute of Advanced Engineering and Science 2024
• Online Access: https://www.scopus.com/inward/record.uri?eid=2-s2.0-85191304417&doi=10.11591%2fijres.v13.i2.pp244-252&partnerID=40&md5=d8d143872ba1e0903580ae2c99e4433f

Currently, digital clock adapts microprocessor or microcontroller system. Performance of speed and reconfigurability issue become a main concern in digital clocks. New additional feature may be introduced in digital clocks in the future. Field programmable gate array (FPGA) offer better performance of speed and reconfiguration features. Based on these advantages, it is essential to study or explore the digital clock with FPGA design. The objective in this study is to create a hardware description language (HDL)-based digital clock with alarm system and implement it onto the Altera DE2-115 board. Using Verilog HDL language in Quartus Prime 20.1 Lite Edition software, all submodule components is developed and being test benched using ModelSim-Altera Starter Edition 13.1 to ensure the correct functionality. Then all inputs and outputs will be assigned through pin assignment in the software. For verification purpose, it will be downloaded to the Altera DE2-115 board. In conclusion, the file has been successfully implemented to the board and the digital clock with alarm is fully functional as expected. This was proved by the alarm signal, time adjustment and display of the three-display mode which is clock, alarm, and input where each mode carries their own functions as expected. © 2024, Institute of Advanced Engineering and Science. All rights reserved.