Implementation of Taguchi Method in Improving the Logic Gates Performance based on Carbon Nanotube Field Effect Transistor Technology

• Published in: International Journal of Nanoelectronics and Materials
• Main Author: Abdul Hadi M.F.; Hussin H.; Muhamad M.; Wahab Y.A.
• Format: Article
• Language: English
• Published: Universiti Malaysia Perlis 2023
• Online Access: https://www.scopus.com/inward/record.uri?eid=2-s2.0-85181689837&doi=10.58915%2fijneam.v16iDECEMBER.414&partnerID=40&md5=71e7b8176901121b466c2b7c0300cfe8

The International Roadmap for Device and Systems (IRDS) 2022 has emphasized the potential of CNTFETs to replace CMOS technology. Therefore, the substitution of silicon with carbon nanotubes (CNTs) has the potential to open new possibilities for the semiconductor industry, due to their compact size and superior electrical properties. Thus, this project utilized Cadence Virtuoso software to develop an optimized CNTFET design using Taguchi method. In this design, the Taguchi method was implemented to determine the best combination of design parameter and material for optimum CNTFET performance. The design parameter and material that had been chosen were the diameter of carbon nanotube, dielectric material and oxide thickness. The optimized CNTFET model is implemented in circuit study to analyse the propagation delay and power consumption. Five circuits had been designed from the optimized CNTFET which are the inverter, AND, OR, NAND and NOR circuit. The Taguchi Optimization method resulted in significant reductions in the power-delay product (PDP) for all circuits examined, ranging from 7.9954% for the AND circuit to an exceptional 99.9622% for the inverter circuit. These findings highlight the potential for improved power efficiency and faster circuit operation when utilizing the Taguchi Optimization approach. © 2023, Universiti Malaysia Perlis. All rights reserved.