A modified voltage balancing sorting algorithm for the modular multilevel converter: Evaluation for staircase and phase-disposition PWM
This paper introduces a low complexity implementation of the voltage balancing sorting algorithm to reduce the switching frequency of the power devices in modular multilevel converters (MMCs). Two modulation techniques are evaluated; staircase modulation and phase-disposition pulse-width modulation...
Published in: | Conference Proceedings - IEEE Applied Power Electronics Conference and Exposition - APEC |
---|---|
Main Author: | |
Format: | Conference paper |
Language: | English |
Published: |
Institute of Electrical and Electronics Engineers Inc.
2014
|
Online Access: | https://www.scopus.com/inward/record.uri?eid=2-s2.0-84900419732&doi=10.1109%2fAPEC.2014.6803318&partnerID=40&md5=34c30ccae4d3b919bd4b6a0f639df8d6 |
id |
2-s2.0-84900419732 |
---|---|
spelling |
2-s2.0-84900419732 Darus R.; Pou J.; Konstantinou G.; Ceballos S.; Agelidis V.G. A modified voltage balancing sorting algorithm for the modular multilevel converter: Evaluation for staircase and phase-disposition PWM 2014 Conference Proceedings - IEEE Applied Power Electronics Conference and Exposition - APEC 10.1109/APEC.2014.6803318 https://www.scopus.com/inward/record.uri?eid=2-s2.0-84900419732&doi=10.1109%2fAPEC.2014.6803318&partnerID=40&md5=34c30ccae4d3b919bd4b6a0f639df8d6 This paper introduces a low complexity implementation of the voltage balancing sorting algorithm to reduce the switching frequency of the power devices in modular multilevel converters (MMCs). Two modulation techniques are evaluated; staircase modulation and phase-disposition pulse-width modulation (PD-PWM) under the conventional and the proposed algorithm. Using a circulating current controller in an MMC with 12 sub-modules per arm, PD-PWM yields better results compared to the staircase modulation technique. The test condition for this comparison is such that the power devices operate at a similar switching frequency and produce similar amplitudes to the capacitor voltage ripples in both modulation techniques. The results are verified through extensive simulations and experimentally using a phase-leg MMC laboratory prototype. © 2014 IEEE. Institute of Electrical and Electronics Engineers Inc. English Conference paper All Open Access; Green Open Access |
author |
Darus R.; Pou J.; Konstantinou G.; Ceballos S.; Agelidis V.G. |
spellingShingle |
Darus R.; Pou J.; Konstantinou G.; Ceballos S.; Agelidis V.G. A modified voltage balancing sorting algorithm for the modular multilevel converter: Evaluation for staircase and phase-disposition PWM |
author_facet |
Darus R.; Pou J.; Konstantinou G.; Ceballos S.; Agelidis V.G. |
author_sort |
Darus R.; Pou J.; Konstantinou G.; Ceballos S.; Agelidis V.G. |
title |
A modified voltage balancing sorting algorithm for the modular multilevel converter: Evaluation for staircase and phase-disposition PWM |
title_short |
A modified voltage balancing sorting algorithm for the modular multilevel converter: Evaluation for staircase and phase-disposition PWM |
title_full |
A modified voltage balancing sorting algorithm for the modular multilevel converter: Evaluation for staircase and phase-disposition PWM |
title_fullStr |
A modified voltage balancing sorting algorithm for the modular multilevel converter: Evaluation for staircase and phase-disposition PWM |
title_full_unstemmed |
A modified voltage balancing sorting algorithm for the modular multilevel converter: Evaluation for staircase and phase-disposition PWM |
title_sort |
A modified voltage balancing sorting algorithm for the modular multilevel converter: Evaluation for staircase and phase-disposition PWM |
publishDate |
2014 |
container_title |
Conference Proceedings - IEEE Applied Power Electronics Conference and Exposition - APEC |
container_volume |
|
container_issue |
|
doi_str_mv |
10.1109/APEC.2014.6803318 |
url |
https://www.scopus.com/inward/record.uri?eid=2-s2.0-84900419732&doi=10.1109%2fAPEC.2014.6803318&partnerID=40&md5=34c30ccae4d3b919bd4b6a0f639df8d6 |
description |
This paper introduces a low complexity implementation of the voltage balancing sorting algorithm to reduce the switching frequency of the power devices in modular multilevel converters (MMCs). Two modulation techniques are evaluated; staircase modulation and phase-disposition pulse-width modulation (PD-PWM) under the conventional and the proposed algorithm. Using a circulating current controller in an MMC with 12 sub-modules per arm, PD-PWM yields better results compared to the staircase modulation technique. The test condition for this comparison is such that the power devices operate at a similar switching frequency and produce similar amplitudes to the capacitor voltage ripples in both modulation techniques. The results are verified through extensive simulations and experimentally using a phase-leg MMC laboratory prototype. © 2014 IEEE. |
publisher |
Institute of Electrical and Electronics Engineers Inc. |
issn |
|
language |
English |
format |
Conference paper |
accesstype |
All Open Access; Green Open Access |
record_format |
scopus |
collection |
Scopus |
_version_ |
1809677787646132224 |